



FIG. 3 high frequency latch 70








FIG. 6 clock and data recovery module 190

FIG. 7 differential signal with kickback





FIG. 8 peaked load stage frequency response






Fig. 10 peaked load method